Abstract-This paper introduces an efficient automatic floorplanning algorithm, which takes into account the heterogeneous architectures of modern FPGA families, as well as partial reconfiguration (PR) constraints, introducing the aspect ratio (AR) constraint to optimize routing. The algorithm generates possible placements of the partial modules, and then applies a recursive pseudo-bipartitioning heuristic search to find the best floorplan. The experiments show that its performance is significantly better than the one of other algorithms in this field.
I. INTRODUCTION AND RELATED WORK
Partial Reconfiguration (PR) makes it possible to modify parts of a hardware architecture implemented in an FPGA chip while the remaining parts of that architecture are still running. It also poses a few design challenges, one of the most important being the manual floorplanning (FP), which may become very difficult especially for a large number of reconfigurable regions.
The FP problem works on a number of reconfigurable regions, each of them having its resource requirements. The solution to it is valid if it meets four constraints: (1) For each region, the chosen area must contain the resource requirements; (2) Overlapping between two regions is forbidden; (3) All regions should fit in the target FPGA chip; (4) The objective function of the problem (the resource wastage and the total wirelength) is minimized.
Each region has to be placed into a rectangular area that includes complete tiles, and the Aspect Ratio (AR) of a region has to be between 0.4 and 0.6 to ease the routing process -but no previous work ( [1] , [2] ) provides a formal proof.
II. PROPOSED APPROACH
We propose a new method that satisfies all the PR constraints, which is aware of the heterogeneous distribution of resources and takes into account the inter-modules connections. This method uses the recursive pseudobipartitioning heuristics from [3] in order to reduce the problem size and also to find a convenient location for each module on the FPGA device. Instead of generating all the possible placements for each module as in [3] , the Columnar Kernel Tessellation method [4] is used for rapidly generating the modules placement, which in addition respect the AR constraint, and to reduce resource wastage. Then, the Nonlinear Integer Programming (NLIP) problem from [3] is solved to minimize the resource wastage and indirectly also the total wirelength (the distances from anchor points), but it considers also the shapes of the modules. Finally, a feasible floorplan is found using trial-and-error. Table I reports the computational complexity of the proposed algorithm, compared to [3] . It can be noticed that the current solution has smaller running times for both steps of generating the placements and the recursive bipartitioning to find the anchor point (and finally find a feasible floorplan). Also, the number of placements for each module is smaller, and the placements contain the minimum amount of wastage. 
III. TESTING AND RESULTS

